This flag will reduce the digital interface clock spurs at N*512 MHz where N=1,2,... by varying the clock by 1.5% at roughly 30khz.