During reset, a modules FPGA is only loaded if its current signature does not match the desired load. This option forces the download regardless of signature match.