Test Port number. Defaults to first processor module. N = 0 Base card FPGA 1 IO Module 1 2 IO Module 2 4 Base card EEPROM 7 Processor Module 1 8 Processor Module 2