Cores are signal processing algorithms implemented in FPGA code. Core registers are byte addressable but always 4 bytes wide. To address a register, add the bytes offset to the KEY_CORE parameter. The window is 32Kby wide.