On SDDS Modules, this leaves the clock running at 133Mby so the acquisition buffer can be used to analyze packet timing.