Help: ICE_IOC_IIR

Mod1=StdInput Mod2=StdInput with internally generated ramp


Internally generated test ramps on input on modules 1 and 2 with a 
common muxed input clock.