Standard input on module 1 with muxed input clock. Standard output on module 2 with muxed output clock.