Latch data on Rising Edge of Clock instead of default falling edge. This is for signals whose cycle really starts on the rising edge of the clock but prepared the data on the falling edge such that the clean edge to clock with is also the edge that starts the cycle. This can also be used to force the latch on the rising edge for other non-standard data/clock skew situations.